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A 32-bit pipeline accumulator with carry ripple topology is implemented for direct digital frequency synthesizer. To increase the 
throughout while hold down the area and power consumption, a method to reduce the number of the pre-skewing registers is pro-
posed. The number is reduced to 29% of a conventional pipeline accumulator. The propagation delay versus bias current of the 
adder circuit with different size transistors is investigated. We analyze the delay by employing the open circuit time constant 
method. Compared to the simulation results, the maximum error is less than 8%. A method to optimum the design of the adder 
based on the propagation delay is discussed. The clock traces for the 32-bit adder are heavily loaded, as there are 40 registers be-
ing connected to them. Moreover, the differential clock traces, which are much longer than the critical length, should be treated as 
transmission lines. Thus a clock distribution method and a termination scheme are proposed to get high quality and low skew 
clock signals. A multiple -type termination scheme is proposed to match the transmission line impedance. The 32-bit accumula-
tor was measured to work functionally at 5.3 GHz. 
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Direct digital frequency synthesizer (DDFS) is able to gener-
ate sinusoids with sub-hertz resolution, good spectral purity, 
fast frequency switching and phase continuity on switching. 
For the next generation radar and communication systems, 
DDFS operating at GHz-range clock is required. However, 
the operating speed of DDFS is limited by the phase accu-
mulator (PA), which consumes large area and power. Many 
architectures and designs have been reported in the litera-
ture for the PA in DDFS, such as the carry-ripple adder 
(RCA) [1], the carry look ahead adder (CLA) [2] and the 
pipelined adder [3,4]. Though faster than RCA, the signifi-
cant fan-in and fan-out requirements of CLA architecture 
lead to lower clock rate as the bit width increases. The pipe-
line accumulator offers significant speed improvement 
compared to the CLA, which has large propagation delays 
before a valid sum is produced. The carry ripple pipeline 
accumulator is more practically suitable for GHz DDFS 
with 32-bit resolution in terms of compact layout and hard-
ware implementation. 
A 32-bit pipeline accumulator with 8-stage pipeline is il-
lustrated in Figure 1. A number of pre-skewing and de- 
skewing registers are required to keep the input and output 
of the accumulator coherent. To minimize the area while 
achieving the desired operating speed, a new hardware effi-
cient PA is proposed in this work. This method reduces the 
number of registers required in the pipeline without perfor-
mance degradation. The optimum design in terms of power 
and propagation delay is investigated. The clock for the 
accumulator is critical for high speed operation. A clock 
distribution method and a termination scheme are proposed. 
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Figure 1  Conventional 32-bit pipeline accumulator. 
1  Optimum design of the accumulator 
The PA in DDFS receives the frequency control word 
(FCW) and updates the output every clock cycle. All of the 
registers in the conventional PA shown in Figure 1 operate 
at full clock speed, consuming large power and area. The 
basic blocks of the PA are the full-adders and the registers, 
which are implemented with D flip-flops (DFFs). So as to 
reduce the power consumption, two methods are usually 
adopted. One is to reduce the number of registers, and the 
other way is to reduce the power consumption of the full- 
adder without speed degradation. The speed of the full-adder 
and the register could be modeled by the propagation delay. 
An optimum design based on the insight analysis of the 
propagation delay is discussed. 
1.1  Reducing the number of the pre-skewing registers 
The output of the PA in DDFS is often truncated before 
addressing the phase-to-amplitude block. The number of the 
de-skewing registers is much smaller than that of the pre- 
skewing registers. In the N-bit accumulator with M pipeline 
stages, the number of the pre-skewing registers becomes  
N  (M+1)/2. The power and area increase considerably as 
the depth of the pipeline increases. A 32-bit PA with re-
duced number of registers was introduced in [5]. The power 
is reduced by gated clocking technique, which requires 
complicated clocking design. This technique is not suitable 
for GHz DDFS. A new scheme is proposed, as shown in 
Figure 2. 
The pre-skewing registers are clocked in file by the pipe-
lined pulses with width of one clock cycle, as shown in 
Figure 3. The new scheme is based on the shifted clock 
pulses, while the FCW is shifted by the registers in series 
for conventional scheme. The first clock pulse str<0> in 
Figure 3 is triggered by the external FCW storing signal. 
The other clock pulses are generated by registers in cascade 
as shown in Figure 3. For the 32-bit PA with 8-stage, the 
pre-skewing registers are reduced from 144 to 41 when the 
new scheme is applied. 
1.2  Optimizing the critical path 
The 32-bit pipeline accumulator consists of 8-stage 4-bit 
full adder, which is shown in Figure 4. The maximum clock 
rate of a pipelined adder is limited by the propagation delay 
of the critical path, as illustrated in Figure 4. The optimum 
of the propagation delay of the carry cell is much more im-
portant than the sum cell.  







C AB BC C A
  
    (1) 
where A and B are the input bits and Cin is the input carry. 
Both sum and carry could be designed with two 2-level 
logic gates in cascade or one 3-level logic gate. For the 5.3 
GHz accumulator, the adder is designed with 3-level logic 
gate, which tends to have smaller propagation delay.  
Various analysis methods have been introduced to model  
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Figure 2  The proposed 32-bit 8-stage pipeline accumulator. 
 
Figure 3  The generation of the clock pulses for the proposed pre-skewing scheme.  
 
Figure 4  The 4-bit pipelined full adder with D-flip flops. 
the gate delay. The approaches proposed in [6] for optimiz-
ing design of CML and ECL show a maximum error close 
to 20% compared with Spice simulations. We calculate the 
gate delay basing on the open circuit time constant method. 
The nonlinear elements are represented by the small or 
large-signal equivalent circuits as described below [7]. The 
current-switch transistors and the emitter followers are rep-
resented by the large and small-signal equivalent circuits 
respectively. 
The base-emitter capacitance could be modeled with the 
depletion capacitance and the diffusion capacitance. The 
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where V is the base-emitter reverse bias voltage, V the 
logic swing, Vbe,on the base-emitter junction voltage in the 
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on-stage, Cje(0) base-emitter zero-bias junction capacitance, 
be base-emitter grading coefficient, and mbe base-emitter 
junction exponent. The base-collector junction capacitance 
Ccb could be calculated in the same way. 





















where RL is the load resistor, IC the switched current,  the 
ideality factor, and VT the thermal voltage. 
The small-signal diffusion capacitance Ct,diff equals to 
gm×f, while the large-signal diffusion capacitance becomes 
Gm×f, where f is the forward transit time. 
Both the sum and carry of the full adder are designed 
with 3-level gates. The analysis of propagation delay versus 
current density of the sum cell will be shown in detail. To 
compute the propagation delay, the resistance across the 
capacitor in Figure 5 could be calculated when the transistor 
is represented with the hybrid- equivalent model. The sum 
cell was designed with emitter follower as the output stage. 
The next logic stage was connected to the sum cell. Assume 
the sum cell operating at the differential mode, we can limit 
the analysis to the half-circuit. Moreover, the transistors at 
the lower level contribute to the delay more than the upper 
level. The lowest level transistors are driven by pulses, 
while the others are set constant. The propagation delay is 
defined as the time delay between the output node O and the 
input node A. We can model the propagation delay by add-
ing the time constant together along the signal path. 
Assume the base of Q3 and Q6 are at the logic high while 
the base of Q7 and Q10 are logic low. Q1 is driven by an in-
put from logic low to high, thus the output node at the emit-
ter of Q11 shows a transition from high to low. The way to 
calculate the delay associated with Q1 is shown in Figure 6 
and the other time constants could be modeled in the same 
way. 
The resistance across each capacitor could be calculated 
while all other capacitors are open-circuited. The resistances 
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The time constant associated with Q1 is 
 
1Q be1 be1 cbi1 cbi1 cbx1 cbx1
.R C R C R C     (5) 
The total propagation delay is ln(2), where  is the sum 
of the time constants presented in Figure 5. Low propaga-
tion delay is preferred for high speed logic circuits; however 
the delay varies with the bias current. Large size transistors 
have higher ft, however it is not indicative of high speed  
 
Figure 5  Model the propagation delay of the sum cell with capacitances. 
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Figure 6  Equivalent circuit for the calculation of the resistances across 
the capacitances of Q1. 
operation. Both the bias current and the scaling of the emit-
ter length must be considered in the optimum design of the 
logic cell. In order to evaluate the accuracy of the propaga-
tion delay model, we compare the model with the simula-
tion results.  
The delay associated with the transistors with various 
emitter lengths was investigated, as shown in Figure 7(a). 
When the emitter length is scaled from 3 to 5 and 10 m, the 
delay reduces from 51 to 41 and 37 ps respectively at a cur-
rent density of 0.35 mA/m2. An increase of 53% in the 
bias current results in a decrease of 20% in delay when the 
emitter length is increased from 3 to 5 m. Whereas dou-
bling the bias current only reduces the delay by 10% when 
the emitter length is increased from 5 to 10 m. The tran-
sistors with an emitter length of 5 m are preferred when 
low propagation delay is required. The optimum design of 
the sum cell is based on the transistors with an emitter area 
of 1.4 m × 5 m. 
Both the hand analysis and the simulation results show 
that the propagation delay decreases when the bias current 
increases. A maximum error between the model and the 
simulation result is less than 8%, as shown in Figure 7(b). 
The error arises from the equivalent transistor model from 
two aspects. Firstly, the parameters in the equivalent model 
vary with the bias current, however the capacitances in our 
analysis are fixed at zero-bias; Secondly, the equivalent 
model is a simplified model, especially the high current 
effects are not considered. The delay error associated with 
the emitter length of 10 m is more than others, as the tran-
sistors are biased at high current, though the current density 
is the same. 
The decrease rate becomes greater when the current den-
sity is less than 0.35 mA/m2. A decrease of 40% in current 
tends to increase the delay by 32%, while increasing the 
current by 40% would reduce the delay by 11%. It is not 
efficient to reduce the delay by increasing the bias current 
when the current is high. The analysis of the delay of the 
carry cell is the same as the sum cell, as both of them are 
designed with 3-level logic. The selection of the bias current 
for the critical path is determined by the maximum delay 
allowed, which is related to the timing constraint. 
2  Clock distribution and termination scheme 
The clock distribution with equal phase delay and driving 
capability is critical for the registers along the clock tree. 
Controlled and precise clock distribution techniques are  
 
Figure 7  (a) Propagation delay versus bias current for both the hand analysis and the simulation; (b) error between the hand analysis and the simulation.  
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required to maintain a synchronous system. To get a maxi-
mum available clock frequency, the clock jitter and skew 
must be minimized. With higher frequencies with the asso-
ciated fast edge rates, long traces behave like transmission 
lines. Ring back, overshoot, and undershoot occur as a re-
sult of poor termination of transmission lines. The critical 
length for considering the transmission line effect is thought 
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where vp is the phase velocity of the GaAs interconnect, and 
fclk is the clock frequency. 
The clock trace of the 32-bit accumulator is about 3.8 mm, 
which is much longer than the critical length. The clock 
trace must be treated as a transmission line, which is termi-
nated by its characteristic impedance. However, the effec-
tive characteristic impedance of the clock trace decreases as 
a result of the layout and the capacitive loading along the 
trace. Moreover, the registers are not equally spacing along 
the trace. To distribute the clock signals with high quality, 
multiple reflections along the clock traces must be sup-
pressed. The proposed clock distribution and termination 
scheme are shown in Figure 8. 
The delay of the clock trace 2 without load in Figure 8 is 
simulated to be 30 ps. When the 40 registers from the 32-bit 
RCA are connected to the clock trace, it is simulated to have 
more delay. It is not feasible to drive the clock trace from 
both ends. A tree type clock distribution is proposed as 
shown in Figure 8. For compact layout, the clock trace 1 is 
driven from the left side and a delay cell is added before the 
clock driver at the left. Both the clock trace 1 and 2 are 
much longer than the critical length, they must be terminat-
ed carefully and separately. 
The load of the clock trace 1 is located at both ends; its 
impedance is not interrupted internally. A -type termina-
tion scheme with DC-blocking capacitor at both ends is 
proposed for the clock trace 1. Distinct from the clock trace 
1, the clock trace 2 is heavily loaded. The clock signal along 
the trace before termination is seriously disturbed by the 
reflect signals. Multiple -type terminations are implemented 
to match the impedance and absorb the reflections. The se-
lections of the resistors and capacitors are based on the even 
and odd impedances of the differential clock traces. Layout 
parasitic RLC models are employed in all simulations to 
include the effects of metal interconnect parasitic. Based on 
the proposed clock distribution and termination schemes, 
the clock skew is simulated to be less than 13 ps at 6 GHz 
and the 32-bit accumulator is simulated to operate function-
ally at 6 GHz.  
3  Experimental results and discussion 
The accumulator was fabricated in a 1.4 m 60-GHz ft GaAs 
HBT technology. The 32-bit accumulator was truncated to 
be 11 bits and integrated as part of a DDFS. Using 2400 
GaAs HBTs, the total area of the accumulator including the 
pre-skewing registers is 3.8 mm×0.8 mm. The accumulator 
including the pre-skewing registers and the de-skewing reg-
isters draws a current of 460 mA from a 5.2 V power sup-
ply. Note that the pre-skewing registers consume 33% and 
the de-skewing registers account for 29% of the total power 
dissipation. 
The die photo of the DDFS that integrates the 32-bit ac-
cumulator is shown in Figure 9. The MSB carry is buffered 
to drive the 50- off-chip measurement instrument. The 
pre-skewing registers that triggered by the external differen-
tial trigger signals update the FCW in series. The frequency 
of the carry out is equal to that of the DDFS output, which 
is FCW×fclk/2
32, where fclk is the clock frequency. The pulse 
width of the carry out is equal to the clock cycle time. The 
measured waveforms of the DDFS and the carry out are 
shown in Figures 10 and 11. The waveform of the DDFS is 
shown in the C1 channel of the oscilloscope, and the carry 
out in the C2 channel. As shown in Figure 10, when DDFS 
operates at 5.3 GHz, the frequency of the carry out is 2.6923 
MHz, which is close to the theory result 0x00214AC3×5300 
MHz/232=2.692 MHz. When the FCW is changed to 0x7F-     
161391 and the clock is 4.7 GHz, the result is 0x7F161391× 
4.7 GHz/232=2.333 GHz, as shown in Figure 11. The highest 
 
Figure 8  Clock distribution for the 32-bit accumulator and the proposed termination scheme. 
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Figure 9  Microphotograph of the DDFS that integrated with the pro-
posed 32-bit accumulator. 
 
Figure 10  Waveforms of the DDFS and carry out of the 32-bit accumu-
lator under 5.3 GHz and FCW = 0x00214AC3. 
stable operating frequency was measured to be 5.3 GHz, 
which is less than the simulation result. If the bias current of 
the accumulator is increased, the accumulator tends to oper-
ate at higher frequency.  
As shown in Table 1, the proposed 32-bit accumulator 
achieves the best operating speed among the accumulators 
with resolution more than 24 bits. The area of the proposed 
accumulator is a bit large; this is due to the FCW input  
 
Figure 11  Waveforms of the DDFS and carry out of the 32-bit accumu-
lator under 4.7 GHz and FCW=0x7F161391. 
interface, which is critical for phase continuity. Note that 
the pre-skewing registers consume 33% and the de-skewing 
registers account for 29% of the total power dissipation. 
4  Conclusion 
A 5.3-GHz 32-bit accumulator for DDFS is presented. To 
increase the throughout while hold down the area and power 
consumption, a carry ripple pipeline topology with reduced 
number of pre-skewing registers is proposed. The number 
of the pre-skewing registers is reduced to 29% of a conven-
tional pipelined accumulator. The propagation delay of the 
adder is modeled with the open circuit time constant method. 
The maximum error between the model and the simulation 
result is less than 8%. The optimum selection of the bias 
current and the scaling of the transistors based on the delay 
model are discussed. A multiple -type termination scheme 
is proposed for the 5.3 GHz on-chip clock traces with 3.8 
mm length. The experimental results indicate that the pro-
posed termination scheme is feasible, and it could be ap-
plied to other high speed clock systems. The accumulator 
could be extended to be 48-bit when a high resolution 
DDFS is required. 














Transistor ft (GHz)    300 200 60 
Resolution (bits) 32 32 24 4 10 32 
fclk,max (GHz) 0.7 0.63 1.3 41 7 5.3 
Area (mm2) 0.81   1.77 1.16 3.04 
Power (mW) 850 25.84 49 4100 237 2392 
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